Sisyphus repository
Last update: 14 december 2019 | SRPMs: 17489 | Visits: 16081929
en ru br
ALT Linux repos
S:20170806-alt1.1

Group :: Emulators
RPM: riscvemu

 Main   Changelog   Spec   Patches   Sources   Download   Gear   Bugs and FR  Repocop 

Current version: 20170806-alt1.1
Build date: 30 august 2018, 20:12 ( 67.3 weeks ago )
Size: 193.46 Kb

Home page:   http://bellard.org/riscvemu/

License: MIT
Summary: A system emulator for the RISC-V architecture
Description:

RISCVEMU is a system emulator for the RISC-V architecture. Its purpose
is to be small and simple while being complete. Among its features the
support of 128 bit addressing and 128 bit floating point makes it ready
for the future !

Main features:

RISC-V system emulator supporting the RV128IMAFDQC base ISA (user level
ISA version 2.1, priviledged architecture version 1.9.1) including:
32/64/128 bit integer registers
32/64/128 bit floating point instructions (using the SoftFP Library)
Compressed instructions
Private extension to change the integer register width (XLEN) dynamically
VirtIO console, network, block device and 9P filesystem
HTIF console
Small code, easy to modify, no external dependancies
Javascript demo running 64 bit Linux.

Current maintainer: Grigory Ustinov

List of contributors

List of rpms provided by this srpm:

  • riscvemu
  • riscvemu-debuginfo
ACL:
     
    design & coding: Vladimir Lettiev aka crux © 2004-2005, Andrew Avramenko aka liks © 2007-2008
    current maintainer: Michael Shigorin