Sisyphus repository
Last update: 5 august 2020 | SRPMs: 17664 | Visits: 18999627
en ru br
ALT Linux repos
S:3.924-alt1.2

Group :: Engineering
RPM: verilator

 Main   Changelog   Spec   Patches   Sources   Download   Gear   Bugs and FR  Repocop 

Current version: 3.924-alt1.2
Build date: 18 april 2020, 14:31 ( 15.6 weeks ago )
Size: 1017.60 Kb

Home page:   https://www.veripool.org/wiki/verilator

License: LGPLv3 or Perl Artistic 2.0
Summary: A fast and free Verilog HDL simulator
Description:

Verilator is the fastest free Verilog HDL simulator, and beats most commercial
simulators. It compiles synthesizable Verilog, plus some PSL, SystemVerilog and
Synthesis assertions into C++ or SystemC code. It is designed for large projects
where fast simulation performance is of primary concern, and is especially well
suited to generate executable models of CPUs for embedded software design teams.

Current maintainer: Michael Shigorin

List of contributors

List of rpms provided by this srpm:

  • verilator
  • verilator-debuginfo
  • verilator-doc
ACL:
     
    design & coding: Vladimir Lettiev aka crux © 2004-2005, Andrew Avramenko aka liks © 2007-2008
    current maintainer: Michael Shigorin